Search Results for "mingw"
Sort By:
Showing 3 open source projects for "mingw"
View related business solutions-
The CRM you will want to use every dayAct! Premium is perfect for small and midsize businesses looking to market better, sell more, and create customers for life. With unparalleled flexibility and freedom of choice, Act! Premium accommodates the unique ways you do business. Whether it’s customizations to fit your specific business or industry processes or your preferences for deployment and access, the possibilities with Act! Premium are limitless.
-
Securden Password VaultStore, manage, and share passwords, files, SSH keys, and DevOps secrets among IT teams. Enforce password security best practices. Ensure compliance with industry standards using comprehensive audit trails.
-
1
Icarus Verilog is an open source Verilog compiler that supports the IEEE-1364 Verilog HDL including IEEE1364-2005 plus extensions.
-
2
SmGen
Verilog Finite State Machine (FSM) Code Generator
SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing -
3
A free VHDL IPs for general purpose FPGA developpement. Need GRLIB to work properly, to setup see README.
- Previous
- You're on page 1
- Next
