Search Results for "mingw"

x
Sort By:

Showing 1 open source project for "mingw"

View related business solutions
System VHDL/Verilog Clear Filters & Widen Search
  • Taking the Paper Out of Work Icon
    Taking the Paper Out of Work

    For organizations that need powerful ECM and document automation software

    The Square 9 AI-powered intelligent document processing platform takes the paper out of work and makes it easier to get things done with digital workflows.
    Learn More
  • The Industry Leading Platform for eCommerce Enablement and Analytics Icon
    The Industry Leading Platform for eCommerce Enablement and Analytics

    With MikMak Insights, brands gain real-time eCommerce analytics on the channels, campaigns, creative, and audiences that drive conversions.

    MikMak’s Where to Buy Shoppable Solutions help multichannel brands drive sales, grow market share, and increase profitability while reducing costs across categories such as CPG, Grocery, Alcohol, Beauty, Personal Care, Pet Care, Home Care, Consumer Electronics, Home Appliances, Toys, and more.
    Learn More
  • 1

    SmGen

    Verilog Finite State Machine (FSM) Code Generator

    SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing
    Downloads: 0 This Week
    Last Update:
    See Project
  • Previous
  • You're on page 1
  • Next

Related Searches

Related Categories

MongoDB Logo MongoDB